Abstract
Introduction
The widening gap between VLSI system capacities and design engineering capability, in a limited time to market scenario, has prompted many design groups to adopt a policy of design reuse at the core level [16] . Typical cores include CPUs like MIPS and ARM, network controllers, embedded memories, DSP cores and associated peripherals like the IEEE 1394 Firewire and UARTs. As has been noted in [28] , reusability of design alone is not sufficient as the verification and test generation efforts now dominate the typical design time. Reusability of tests is crucial for reducing total design time. This raises the problem of test knowledge transfer and physical test application. The proposed IEEE P1500 (SECT) [8] standard provides facilities for test knowledge transfer using Core Test Language (CTL) [15] and has advocated the use of a core test wrapper to facilitate modular test of embedded cores. The complete problem of core test application can be divided into three sub-problems:
1. Top level TAM partitioning: As the number of test pins available at the IC level is constrained, an optimal partition of these test bits must be done so as to reduce the total test cost. Test cost in this paper refers to the test application time on the automatic test equipment (ATE). The test application model assumed in this paper is based on a TESTBUS model which is a special case of the model proposed in [21] . In [21] , Marinissen et al. propose a structured and scalable method of test access to embedded cores. Their design separates the problem of providing test access into (a) test data transport, accomplished using a test access mechanism (TAM) called a TestRail, and (b) test application to cores, accomplished using a wrapper called a TestShell. A similar approach is advocated in the upcoming IEEE P1500 standard, 2. Test port partitioning at core level: The second problem is scan chain (or test ports) partitioning at the core level; given a particular width of the TAM, how should the core level scan chains be connected so as to reduce the length of the longest scan chain for that core, 3. Test scheduling: Given a set of tests and the test resources like TAMs (many of which are shared between many cores), determine the TAM assignment to cores during the test schedule, such that the total SoC testing time is reduced.
These problems are referred to in literature as (i) the TAM design problem [3] , (ii) the wrapper design problem [22] and (iii) the test scheduling problem [2] , respectively. In this paper we focus our attention on the test scheduling problem. Notation: Throughout this paper we refer to the top-level TAM width by W , the number of TAMs by B, the width of the TAM assigned to a core by w i , and the number of cores by N C . Each core has a test T i . Test T i is characterized by its number of patterns p i and by the bitwidth 1 1 Bitwidth for a core is defined as the minimum TAM width beyond which there is no decrease in the test time for a core. of the core, φ i . The schedule is denoted by Σ and the TAM assignment vector by π. The schedule contains tuples of the form (T i , w i , t 1 ↔ t 2 ) to denote the width of the TAM responsible for executing test T i from time instance t 1 up-to time instance t 2 . The length of the schedule (makespan) is denoted |Σ|. The assignment vector π is defined as π = {w i } :
The test time function is denoted F T (C, W ) to represent the time for testing C on a TAM width of W . The entity C may be an individual core, in which case F T depends only on the wrapper design, or C can be a collection of cores (like an SoC), in that case F T depends on both the wrapper design and TAM design.
The remainder of this paper is organized as follows. In the next section we survey previous work in the field of TAM and wrapper design, and SoC test scheduling. In Section 3 we describe the reconfigurable wrapper design we have used; in Section 4 we show that using reconfigurable wrappers embedded core test scheduling can be represented as a malleable job scheduling problem. In Section 5 we present the network flow model of the embedded core-based SoC test scheduling problem. Experimental results on the new ITC'02 benchmarks [23] are presented in Section 6. We conclude the paper in Section 7.
Prior work
Prior research in TAM design has examined the use of a dedicated test bus [26] , reuse of the existing system bus [6] , and a scalable bus-based architecture called TES-TRAIL [21] . TAM optimization for testing time minimization was investigated in [3, 13] , and TAM optimization under power and routing constraints was studied in [9] . A novel re-configurable wrapper design was proposed by Koranne in [17] which allows for a dynamic change in the width of the TAM executing a core test. We shall use this wrapper design to model the core test scheduling as a malleable job rather than a static job. In addition, several techniques for SoC test scheduling, independent of TAM optimization, have been proposed in the literature. These include combinatorial optimization [25] , test reordering for a large batch of ICs [14] , Macro Test and test protocol scheduling [24] , integer linear programming [2] , and power-constrained scheduling [4, 20, 27] . All these papers have studied TAM optimization and test scheduling as separate problems. However, test access architectures and the test schedules executed on these architectures are interrelated. A test schedule that is designed for a specific TAM structure can significantly impact testing time, if applied to a different TAM design. Therefore, in order to achieve a tightly-integrated, effective SoC test architecture, it is required that TAM design and test scheduling be carried out in conjunction.
While solutions to the problem of integrated TAM design and test scheduling were proposed in [12, 18, 19] , all of these methods are based on search procedures like integer linear programming, enumeration, and more recently 2-d bin packing in the form of rectangle packing. In particular, the use of rectangles for representing SoC test schedules was proposed as an attractive, intuitive interface for test integrators in [4, 7, 12, 20] . We compare the results of our proposed algorithm with exact methods based on ILP and rectangle packing methods in Section 6. In this paper we propose a novel formulation of the SoC embedded core test scheduling (ECTSP) problem as a malleable job scheduling problem using the Reconfigurable Core Wrapper design as presented in [17] . We solve this malleable job scheduling problem using a simple reduction to network flow where the automatic test equipment is treated as a source of test bits and cores are modelled as consumers or terminals. The TAM responsible for transporting the test data are treated as channels with capacities proportional to the TAM width. We first describe the general idea of reconfigurable wrapper as presented in [17] below.
Reconfigurable Core Wrappers
In [17] Koranne describes a novel design of reconfigurable core wrapper which enables a dynamic change in the width of the TAM executing a core test. The central idea is to put multiplexers at the head of certain scan chains (the exact method of choosing the scan chains which can be reconfigured is described in the original paper [17] and is based on a graph theoretic representation of the scan chains). Using these multiplexers different scan chain configurations can be formed, an example is shown in Figure 1 (a), (b) and (c). In Figure 1 (a) the core consists of three scan chains of length 10, 5 and 4, respectively. It is obvious that an optimal partition of these scan chains for wrapper design is {10,5,4} when connected to a TAM of width 1 bit, and {10},{5,4} when connected to a TAM of 2 bit width. Testing of this core on TAM of 3 bits or more would not reduce the test time as the length of the longest scan chain (10) cannot be decreased. Hence, φ = 2 for this core. It is also clear that in any scan chain configuration the scan chain of length 10 (let us denote that by L10) is always connected directly to the scan input, and likewise the scan out of L4 is always connected to the TAM output. The rest of the scan connections depend on the TAM width. Hence, we put a multiplexer on the head of the L5 which is controlled by a signal recon signal. When recon signal = 0 this forms a scan connection which is optimal for TAM width of 1 bit, as shown in Figure 1(b) , but if we want to test the core with 2 bits of TAM then we can set recon signal = 1, and the appropriate scan connections are formed as shown in Figure 1(c) .
This idea can be generalized to more than one scan con- [17] . Area and performance effects of the multiplexers on the scan chain have also been analyzed and found to be of little impact, as the multiplexer can be removed from the functional path.
An important point regarding the use of reconfigurable core wrappers is the fact that the scan chain reconfiguration can be changed dynamically while the core test is in progress; by halting the scan shifting and switching to a different test modes the TAM external width can be efficiently utilized. This has been used in the original paper to derive an algorithm which utilizes the idle TAM bits to optimize core test schedules. But the algorithm only optimizes idle space on TAMs at the end of a schedule. In this paper we propose a better solution by formulating core test scheduling as a malleable job and solving it using network flow.
Malleable Job Scheduling
Previous approaches (e.g., [3, 10] ) to solve the core test scheduling problem have treated it as the minimum makespan job scheduling problem on unrelated parallel machines, denoted R||C max in Operation Research terminology. A schedule obtained using the above model can be depicted as a Gantt chart as shown below in Figure 2 (a). The TAM width is shown on the Y-axis and the X-axis denotes test time. The individual rectangles correspond to core tests being executed on the TAM. The width of the TAM assigned to a core does not change for the duration of the test. Thus, the jobs are treated as static jobs.
In the previous section we have seen that by using reconfigurable core wrappers the width of a TAM executing a core test may be changed dynamically. Thus, it is possible for core T 1 to start executing its test on a width w 1 and during the test (lets say that after p 1 patterns have been executed) the scan shifting is stopped, and the scan configuration is changed to form an optimal wrapper for TAM width w 2 , and the remainder of the core patterns p A − p 1 In Figure 2 (b) core T 1 's test is executed on a width of w 1 for a period ∆t 1 , then there is a small reconfiguration time period, and testing of core T 1 resumes on width w 3 for time ∆t 2 . Cores T 1 and T 2 are equipped with reconfigurable wrappers which form balanced core scan chains at width w 1 , w 3 and w 2 , w 4 for core T 1 and T 2 respectively. Thus, embedded core test scheduling for cores with reconfigurable core wrappers can be modelled as malleable job scheduling problem.
An interesting observation can be made by comparing Figures 2(a) and (b); in (a) there is idle time on the 2 TAMs of width w = 4 and w = 6 (the idle time is at the end of the schedule), but the malleable job schedule by definition cannot have any idle time (even when the scheduling formulation has precedence constraints or test conflicts), as any idle time on any TAM can be re-assigned to a TAM which is currently executing a core test. Using this information a simple heuristic would be optimize static job schedules by pushing idle time on TAMs to executing TAMs as a postprocessing step. This heuristic does not handle cases when the idle time is sandwiched in between core tests; hence, we propose a better model of ECTSP by formulating it as a network flow problem.
ECTSP as a Network Flow Problem
The automatic test equipment (ATE) can be thought of as the source of all the test bits needed by cores to complete their tests. The cores can be represented as terminals with demands of b i test bits (for test stimuli). Test control bits are assumed to be handled separately using either core level test control blocks or top level test controllers. The TAMs responsible for transporting the test data to and from the cores can be modelled as channels with finite capacities. Obviously, the TAM which is the last to finish transporting data will constitute the schedule makespan. With this background we are now able to define the network flow model of ECTSP formally.
Let G = (V, E) be a capacitated directed graph with edge capacities c : E → R + , a source s and k commodities with terminals t i and demands
A vertex may contain a number of terminals. For each i, we would like to route d i units of commodity i along a path from s to the corresponding terminal so that the total flow through an edge e is at most its capacity c(e). There exists a flow, respecting the capacities iff the cut condition is met:
For any set S with s / ∈ S, the total demand of terminals within S is at most the total capacity of the edges entering S.
An excellent source of more information on the topic of network flows is the book by Ahuja et. al. [1] .
Let us assume w.l.o.g. that there are N C tests for the N C core in a system. Each of these N C tests has a testability requirement of b i bits to be transported to and from the core, 
Figure 3. ECTSP as Network Flow
We now construct a graph G = (N C ∪ B ∪ s, E), where B is the set of test resources, N C is the set of tests and s is a source vertex. Each test vertex i has a terminal which has an associated demand b i of a commodity (the commodities are test bits). The edge set E is defined as follows:
We define a parameter C max to be the measure of the total number of test bits that will be transported across the slowest test resource (or generated at a BIST engine). For each test t i ∈ N C which can be executed with test resource w j we add an edge between vertex i and j. The capacity of this edge e ij is ∞. We add an edge e sj between s and each test resource j of capacity C max for TAMs. The quantity C max is an estimate of the expected schedule makespan and is computed in number of bits to be transported for all the core tests. We then compute a maximum-flow of this graph; the flow can be computed in time O(BN C 2 log N C ). An illustrative example is shown in Fig. 3 . If there is a flow in G such that all demands are satisfied without violating the edge capacities, then the number of bits flowing across the slowest TAM (or generated at a BIST) is at most C max . By dividing C max by the clock frequency α, we will get a schedule of makespan at most The general outline of the algorithm is as follows; the biggest core is scheduled on the widest TAM; if there is a residual capacity on that TAM then the next core is also scheduled on the same TAM. Residual capacity is initialized as the estimate of the schedule makespan. As cores are assigned to TAMs the residual capacity is reduced. Assume that core i is being considered for assignment on TAM j, but the residual capacity of TAM j does not satisfy the demand of b i bits, then a partial assignment is done so that core i is assigned TAM j and TAM j + 1. If TAM j + 1 does not exist, then core i is assigned TAM j till the time the residual capacity is met, and then reconfigured to execute on all W total top level TAM bits. The flow which is returned from the above method might have test bits of core i being transported on TAMs w 1 and w 2 . Also TAM w 2 might be serving another core also. This implies that core i needs reconfiguration. In Figure 4 (a) the resultant flow for a simple SoC with two TAMs is shown. The corresponding schedule is shown in Figure 4 (b). It should be noted that at most only B cores can then have reconfiguration, where B is the number of TAMs.
Experimental Results
We have implemented the network flow based scheduling algorithm presented in this paper (termed NFRECON). The algorithms were implemented using C++ language, and the benchmarks were executed on an Intel Pentium Celeron 1.2GHz machine with 768MB RAM running Linux. We present the results of our experiments on the ITC'02 SoC Benchmark Suite [23] in Table 1 The test planner software we have written accepts SoC data in the ITC'02 benchmark format, and proceeds to create optimized TAM architecture for a user specified top level TAM width. Then it uses this architecture to schedule each of the core test, and reports the makespan (the schedule time) in clock cycles. The software also prints useful diagnostic information and graphical plots. A number of experiments for varying W were conducted, and the results are shown below. All schedules from NFRECON were obtained within 1 second of runtime. For comparison, we have also given alongside the results given by Iyengar et. al. in [10] . It should be noted that the method of [10] is based on ILP (which is not scalable). When compared to the approximate methods presented by the same authors in [11] , our architecture+ scheduling algorithms outperforms it as seen from the next column. We compare the schedules with rectangle packing based methods as proposed by Iyengar et. al [12] in the third column. For the comparison with test-rail based methods we have compared our results against those presented by Goel and Marinissen in [5] . One significant improvement of our method is that the width of the top level TAM can be less than the number of cores, this is a limitation of [5] and hence some of the values for small W are omitted in the experiment. For an empirical comparison we also show a lower bound for each schedule; the lower bound was computed using the relation:
The columns labelled ∆T show the relative comparison in percentage from the computed lower bound for each of the methods; ∆T = T −LB LB * 100. In the last column we present the schedule makespan obtained using our proposed method using network flow and reconfigurable wrappers (NFRECON).
Conclusion
In this paper we have described a method of scheduling core tests for SoCs using techniques from malleable job scheduling, network flow and reconfigurable wrapper design. We have presented a polynomial time algorithm which works very well in practice as demonstrated by our experiments on the ITC'02 benchmarks. Further work needs to be performed in integrating precedence, power and test conflict constraints into our formulation, and these are future directions of research for us.
